The device size of flash memories becomes under 100nm at present. As the size of the floating gate reduces, the number of electrons in a floating gate also becomes small. When the number of electrons becomes small, electrons are lost in a short time even in the retention mode. To circumvent this problem, the idea of dividing the floating gate into plural dots has been proposed. However, the most effective position and number of dots has not been investigated to date. Therefore, nonvolatile memories with a narrow channel and self-aligned Si nanoscale floating dots were fabricated ( Fig.  1) and systematically studied the dependence of charge memory characteristics (Figs. 2and 3) on the size, number and position of dots [1] .
It is found that the threshold voltage is independent of dot number when floating dots are positioned along the channel with an upper gate, which covers all the dots (Fig.1) . Moreover, in the structure, better retention characteristics (Fig. 2) were obtained without degrading programming characteristics (Fig. 3) . The threshold voltage in our device is determined by the potential difference between the Fermi level at the source/drain and the highest Si conduction band edge along the channel. The highest energy is achieved under the dot whose amount of leaked charge is the smallest. The threshold voltage keeps constant only if there is at least one dot that does not have the leakage path. This leads to the longer retention time, On the other hand, almost the same amount of charge is injected into/ejected from each floating dot when applying a large positive/negative gate voltage. That leads to the same programming characteristics.
Therefore, the metal-oxide-semiconductor field-effect transistor with multiple self-aligned Si floating dots positioned along the narrow channel in series is a promising candidate for future extremely low power memory having a long retention time without sacrificing programming characteristics. range from -0.5 to 1.5 V immediately after various stress times at write (7 V) or erase (-6 V) voltages. The average value is shown and was obtained using five devices both for writing and erasing. 
